Using boundary scan to preserve board-level IP

Boundary scan testing creates a test infrastructure that is inherently suited to preserving and re-using test knowledge throughout the product lifecycle, says Dominic Plunkett, chief technology officer at XJTAG. In this article, he explains – with examples – how this approach can significantly reduce PCB development costs and turnaround times

The complexity and programmability of modern embedded boards means that knowledge built up during debugging and testing must be regarded as Intellectual Property (IP) and this knowledge therefore has value. But many of the processes and tools used today do not provide a means to preserve or pass on this IP, and thereby forego valuable opportunities to save time and improve quality during subsequent stages of product development.

Boundary scan testing creates a test infrastructure that is inherently suited to preserving and re-using test knowledge throughout the product lifecycle. It provides a convenient means for original equipment manufacturers, design houses, test specialists and electronic manufacturing services (EMS) providers to maximise the value of this test IP, which is every bit as valuable as design IP as it can be reused, enhanced, and extended to add value throughout the product lifecycle.

Test engineering often happens at least twice in a product's lifetime. The first time is during prototyping, as development engineers create their own tests as part of the design and debugging phase. However, many of the tools and techniques used in development laboratories do not provide an intuitive or standardised way to record the tests or the results. As a result, this board-level test IP, built up during development, is mostly wasted as production test engineers are effectively forced to carry out a second test engineering project for the same product.

Embedding a boundary scan chain on the board to interconnect the test ports of JTAG-compliant components creates the foundation for product teams to create valuable IP by recording test knowledge. The XJTAG boundary scan system, for example, combines the BSDL files for the components on the board with the board netlist and a test script written by the engineer that describes how the device is to be tested. These scripts are written in an intuitive high level language, which is easily readable by electronic designers and software engineers.

The use of a high level language abstracts engineers from the intricacies of the boundary scan data stream. This supports fast test development, eliminates human error, and facilitates development of sophisticated test routines that require minimal physical access to the board.

Device-centric boundary scan

The device-centric nature of the tests means that a script for a particular device can be stored and re-used at a later date when the same component is designed into a subsequent product. In this way, XJTAG achieves a device-centric approach to boundary scan testing that facilitates re-use of test knowledge acquired throughout the product lifecycle. Hence, engineers using this technique are creating test IP that can be used again and again to reduce development costs and turnaround time for a multitude of board and product designs.

The script-based nature of the test allows easy integration with other production test techniques such as ICT, flying probe or functional testing. This provides additional freedom for test engineers to create hybrid test strategies that take advantage of all the physical and electrical characteristics of the board, and thereby achieve very high levels of test coverage.

The XJTAG system is being used by engineers at ETEL, a supplier of direct drive motion control components and integrated systems, to improve and speed up the process of debugging and testing PCBs used in its advanced digital motion controllers such as the DSGAT and DSMAX3 products (see figure 1), which contain multiple ball grid array (BGA) devices. It is also being used for production testing by ETEL's contract manufacturing partners.

Fig. 1:XJTAG's boundary scan system is used to test ETEL's motion control products such as the DSGAT and DSMAX3 shown here

Retaining test IP

One reason that ETEL opted for the XJTAG system was because the test IP is retained and can be ported from project to project and reused at the design and prototyping stage and through to production and beyond.

The device-centric approach, inherent within XJTAG, allows ETEL to accumulate libraries of test scripts for individual devices, which its designers can easily re-use in future designs wherever the same or a similar component is employed.

Pre-prepared test scripts for a wide range of commonly used devices can also be downloaded from XJTAG's website, to further streamline test development.

Great power is gained from the seamless flow of test information from one department to the next, continuously growing and being reused. The key to exploiting this power is to understand the value of test knowledge as precious IP, and to take steps to preserve it.

The JTAG test structure provides a standard platform which can be utilised throughout a given product's complete lifecycle. Furthermore, focusing test compilation at the device level, rather than the board level, maximises the value of re-use by allowing proven test scripts to be incorporated directly in subsequent projects.

XJTAG
www.xjtag.com **Enter 249**