New XJTAG chain debugger cuts circuit debug and test times

  • XJTAG chain debugger enables engineers to get boards up and running quickly and diagnose faults promptly
  • Enhanced XJTAG system now provides circuit designers and test engineers with an ‘out-of-the-box’ solution to debug and test circuits populated with BGA and chip scale devices.

CAMBRIDGE, England, November 21, 2005 XJTAG, a leading supplier of boundary scan development tools, has added a JTAG chain debugger to its XJTAG Development System, which will further reduce debug and test times for engineers designing and testing complex printed circuit boards.

The JTAG chain debugger features a range of debug options which allow designers to trace signals around the board and immediately find the location of any problems within the JTAG chain. This capability means that engineers can get boards up and running quickly, rapidly diagnose faults and speed up the whole development process.

“With the addition of the chain debugger to the XJTAG system, engineers now have an ‘out-of-the-box’ solution for debugging and testing boards populated with JTAG devices,” says Dominic Plunkett, chief technology officer at XJTAG. “Design engineers can now debug and test their printed circuits in hours as opposed to days/weeks with other competitive systems.”

In addition to the new chain debugger, the XJTAG Development System has been enhanced with a host of other new features to speed up board design and prototype testing. For example, the connection test now includes built-in testing of pull-up and pull-down resistors, along with more precise fault detection. Within XJAnalyser, BSDL file auto-detection has been improved and the library of reusable JTAG scripts has been greatly expanded. It is also much quicker now to set up non-JTAG devices following enhancements to the Devscript utility for XJEase.

The powerful and easy-to-use XJTAG boundary scan Development System meets the growing market need for a cost-effective solution for testing tightly-packed printed circuit boards populated with ball grid array (BGA) and chip scale devices, which cannot be tested by traditional methods.

The XJTAG system is designed to cut the cost and shorten the development cycle of electronic products and provides a unique solution that can test JTAG as well as non-JTAG devices. XJTAG can test a high proportion of a circuit including BGA and chip scale devices, SDRAMs, Ethernet controllers, video interfaces, Flash memories, FPGAs (Field Programmable Gate Arrays), microprocessors and many other devices. XJTAG also enables In-System Programming of FPGAs, CPLDs (Complex Programmable Logic Devices) and Flash memories.

“Many board designers and developers are still unaware of the capability of boundary scan systems and the fact that they provide a cost-effective solution particularly for smaller, more tightly packed circuit boards with less test points and an increasing proportion of JTAG-compliant chips,” said Simon Payne, XJTAG’s CEO. “We invite engineers to visit our web site (old.xjtag.com) and take advantage of our free 30-day trial and see for themselves the power of XJTAG.”

The XJTAG Development System incorporates XJAnalyser, XJEase, XJRunner, XJLink and XJDemo. XJAnalyser is a powerful tool for circuit visualisation that provides a simple graphical view of the state of all JTAG pins. XJEase is the high-level, BASIC-like test description language for manipulating non-JTAG devices. XJRunner is a production optimised version of the XJTAG Development System, designed specifically for contract manufacturers and production sites. XJLink is a USB 2.0 hardware module used to connect the computer with the unit under test. XJDemo is a fully populated demonstrator board, with tutorials designed to provide the developer with a rapid understanding of the XJTAG system and how to simulate faults.

For more information about the XJTAG Development System, please contact XJTAG, St John’s Innovation Centre, Cowley Road, Cambridge, CB4 0DS, UK. Telephone +44 (0) 1223 223007, fax +44 (0) 1223 223009 or email enquiries@xjtag.com. Alternatively, visit old.xjtag.com.

About XJTAG (old.xjtag.com)

XJTAG is a specialist design and test tool developer. Its JTAG (Joint Test Action Group) development system offers a competitive solution for designers and developers of electronic circuits. Utilising XJTAG allows the circuit development and prototyping process to be shortened significantly by facilitating early test development, early design validation, fast development of functional tests and test re-use across circuits that use the same devices. The company is based in the UK at St John’s Innovation Centre, Cowley Road, Cambridge. XJTAG is part of the Cambridge Technology Group (www.cambridgetechgroup.com).

What is JTAG?

Advances in silicon design, such as increasing device density and, more recently, ball grid array (BGA) and chip scale packaging, have reduced the efficacy of traditional electronic circuit testing methods. In order to overcome these problems and others; some of the world’s leading silicon manufacturers combined to form the Joint Test Action Group (JTAG). The findings of this group were used as the basis for the Institute of Electrical and Electronic Engineers (IEEE) standard 1149.1: Standard Test Access Port and Boundary Scan Architecture and subsequently the standard became known as JTAG.

Images (Click for high resolution versions)

JTAG testing, BGA JTAG Boundary Scan, BGA

Ready to get started? Try XJTAG

computer

See XJTAG in action.

Our experts will be happy to show you how the XJTAG tools can help you diagnose faults on your board as well as cutting test development and repair time.

Ask for a Demo

contact us icon

Questions? Contact us!

We're here to help.
Send us a message and one of our test specialists will get back to you shortly.

Contact us

workstation

Get a free test setup.

Evaluate the XJTAG system with full functionality for 30 days and get the first test project set up for your board – for free. No obligation to purchase.

Get started now

Join world leading companies using XJTAG Boundary Scan